This article will give an overview of the trigger system from trigger generation with the Photon Spectrometer to trigger reception of the Front End Electronics of both detectors. How to deal with the possible effects of the radiation environment on the trigger handling will be evaluated.
INTRODUCTION
T HE ALICE (A Large Ion Collider Experiment) detector [1] is currently under commissioning as one of the experiments using the Large Hadron Collider at CERN. The Large Hadron Collider is a circular particle accelerator, where bunches of particles are accelerated close to the speed of light and then collided. The produced particles from these collisions are measured by the LHC experiments. The ALICE experiment is designed to take measurements both from Pb-Pb and p-p collisions.
The ALICE detector ( fig. 1 ) consists of several subdetectors. All the sub-detectors generate large amount of data. To reduce the overall data rate to a level that can be handled, a trigger based data readout system is used. There are two major types of triggers in ALICE; the hardware trigger and the high level trigger. The High Level Trigger provides fast online data analysis to decide which collisions are interesting and should be selected for permanent storage. As the high level trigger is a separate system from the hardware trigger, this article will focus only on the latter. The hardware triggers are distributed by the Central Trigger Processor (CTP) [13] . The CTP generates the triggers based on information coming from different trigger detectors, of which the PHOton Spectrometer (PHOS) is one. Major parts of the Front End Electronics (FEE) are common for the PHOS and the Time Projection Chamber (TPC). All sub-detectors initiate a readout sequence when triggers are received. Since the FEE is situated in a radiation environment and is largely based on commercial off the shelf SRAM-based FPGAs, functional errors due to radiation are a major concern. To reduce the possibility of such errors to occur in the trigger path, the logic for trigger reception is located in the same FPGA as is used for the data flow. This FPGA is a Xilinx Virtex-I1 pro [7] . The Virtex-I1 pro supports a feature called Active Partial Reconfiguration, which gives the opportunity to correct single event upsets (SEUs) in the configuration memory of the FPGA.
II. FRONT END ELECTRONICS AND TRIGGER SYSTEM
A. Time Projection Chamber The TPC detector, which is the main tracking detector of ALICE, is surrounding the beam pipe as shown in fig. 1 . The TPC barrel is a closed environment filled with gas. An applied electric field makes the secondary electrons drift in the gas volume towards the readout chambers at the end-caps on each side of the barrel. In the readout chambers the charge is amplified and collected by a 2-dimensional readout system. Together with the drift time this provides 3-dimensional spatial information. The FEE is located directly behind the end-caps. Both in TPC and PHOS a Readout Control Unit (RCU) is used to control the data readout (see fig. 2 ). The RCU is built up of an RCU motherboard, a Detector Control System (DCS) board and a Source Interface Unit card. The RCU motherboard is connected to the FECs via two branches. The front-end part of the FECs is different for the two detectors, but they share the same interface to the RCU. On both types of FECs, a set of ASICs called ALTROs [3] are used to do analog to digital conversion and low level processing of the data. The Source Interface Unit card ships the data to the DAQ system using an optical connection.
The DCS board is in charge of configuration and control of the FEE [11] and the firmware solution is discussed in depth in [12] .
As the TRU is a part of the PHOS FEE it is located in the radiation environment. Functional errors in the FPGA are expected, and the same solution as given in chapter IV is used on this board. The only difference is that communication to the Active Partial Reconfiguration device is done via an 12C interface on the RCU backplane.
2) Trigger OR The Trigger OR board is equipped with a Xilinx Virtex-4 FPGA. The purpose of the Trigger OR board is to gather all level 0 and level 1 triggers coming from the all together 40 TRUs in the PHOS detector. The level 0 triggers are ORed through a fast or gate. The same approach is currently done for the different level 1 triggers as well.
The current concept of the TRU analyzing the data, while the Trigger OR only forwards the triggers to the CTP will be changed in the future. The raw data will be shipped from the TRU to the Trigger OR, leaving the data analysis to the latter. This enables the possibility to treat the PHOS detector as a whole, not being limited by the boundaries of a trigger region.
The Trigger OR is in the same radioactive environment as the FEE. There is no Active Partial Reconfiguration network on the Trigger OR board, but doing Active Partial Reconfiguration as described in chapter IV is possible from the DCS board. This is taken care of by a Linux kernel module that has direct communication with the configuration interface ofthe FPGA. Dedicated software for reconfiguration can run in parallel with the other tasks of the DCS board. E. Trigger System Overview A data readout sequence is only initiated when an indication of an actual event is detected. In fig. 4 this is exemplified by the PHOS detector. When PHOS detects an incoming photon, it generates level 0 and level 1 triggers for the CTP. PHOS is one out of twenty-four sources for level 0 and level 1 triggers that the CTP uses for evaluation.
The different trigger sources are ANDed together in the CTP since it was found that the ALICE triggers does not require that complex logic, and a simple AND was sufficient [2] .
The CTP distribute the triggers and associated information such as event ID to local Trigger, Timing and Control (TTC) Systems for each sub-detector. The TTC forwards these data to the FEE via an optical line. In PHOS, a level 0 trigger from the CTP tells the FEE to start the sampling of data. The TPC, which is a much slower detector, will start the sampling of data on the level 1 trigger. When the CTP sends messages that can be decoded by the FEE to level 2 accept triggers, the RCU will try to ship the data to the Data Acquisition System (DAQ), represented by the Data ReadOut Receiver Cards (DRORCs) in fig 4. The FEE has the ability to buffer up to 8 events, so if the DAQ system is busy, the event will be shipped whenever possible.
Detector Counting Room -4 0 Trigger System Fig. 4 . Sketch of the Trigger System for PHOS detector that shows how PHOS acts as a trigger detector as well as how PHOS uses triggers generated by CTP for data readout.
In parallel with the FEE a BusyBox device is doing busy handling. The BusyBox receives the same events from the CTP as the FEE does. In addition it polls the D-RORCs for the latest events received. This information combined is used by the BusyBox to know when the buffers on the FEE are full. If so, the BusyBox tells the CTP that is should stop sending triggers until the buffers in the FEE has been freed again. The Trigger Receiver Module that decodes the trigger information from the CTP is common for the TPC and PHOS RCU and for the BusyBox. The vertical line in fig. 4 divides which devices are located on the detector side and which that are located in the counting room. All devices located on the detector side are in the radiation environment, while those in the counting room are operating under normal conditions.
III. TRIGGER HANDLING
A. Trigger Generation The CTP receives and distributes the triggers to the ALICE detector. The triggers are hierarchically divided into three levels. The level 0 (LO) trigger is the fastest trigger with a latency of 1.2 [ts in respect to the time of interaction. Level 1 accept (LIa) trigger has a latency of 6.5 hts, while the level 2 (L2) trigger has latency of 88 hts. LO and Lla is generated based on information that is received by the CTP within the LO latency and the LI a latency respectively. The very late L2 is decided by the past-future protection condition. The purpose of this is to make sure that no other event has taken place within the time the detector needs to finish a read out. In normal operation this time is decided by the drift-time of the particles in the TPC detector.
The FEE receives this information from the local TTC system in two channels. Channel A submits the LO The broadcast messages are one single word, while the addressed messages are divided into several words with a header word followed by data words. Some of the information in the level 1 message and the level 2 message is equal. This can be used for the receiver to verify that the messages belong to the same event. The level 1 message header word contains information on whether it is a calibration trigger, the type of the calibration trigger, software trigger and whether Region of Interest message are to be expected. The rest of the information in the level 1 message is trigger class. The trigger class is defined by the set of trigger inputs, which subdetectors are participating in the event, rare/non-rare classification, past/future requirements and a few other control bits.
The level 2 accept message consist of one header word and seven data words. The header word is the bunchcrossing ID. There are 3564 bunches of particles in one orbit, and the bunchcrossing ID is the number of the bunches that participated in the event. A FEE local bunchcrossing ID can be generated by counting the clock, since the frequency of the bunchcrossings is the source of the clock in the system. The FEE local bunchcrossing ID is decided to be sampled when the level 1 trigger arrives, and it is used for verifying the received bunchcrossing ID. Level 2 accept message data words 2 [6] , but the Active Partial Reconfiguration will increase the radiation tolerance to an acceptable level.
2) RCU Firmware The RCU firmware has two main tasks; Data readout and low level control system functionality [5] . In fig. 5 these main tasks are divided into a readout node and a control node. The control node is used for monitoring critical values on the FECs such as voltage levels and temperatures. As a readout sequence is initiated by the reception of triggers, the Trigger Receiver Module is placed in the readout node. A level 2 accept trigger will freeze the latest event data and store it in the ALTRO data buffer. The second phase of the data readout is to push the data to the DAQ system. The given event is then read out channel by channel and buffered in the RCU. In the Data Assembler module the ALTRO data are wrapped with 8 header words and one trailer word to match the ALICE DDL data format; the Common Data Header (CDH) [14] . Except for some information regarding block size and error/status, all information in the CDH is extracted by the Trigger Receiver Module from the data coming from CTP.
3) Trigger Receiver Module The task of the BusyBox is to let the CTP know when the detector is busy and can not handle new triggers. The detector is considered busy when it is sampling data from a previous triggered event or when the buffers on the FEE are full. To perform its task the BusyBox needs to know what triggers are issued and how many buffers are occupied in the FEE. The CTP will not send additional triggers as long as the busy signal is asserted.
The trigger information is acquired by the Trigger Receiver Module communicating with the local TTC system. Communicating directly with the FEE would be inconvenient because it is located inside the detector in the radiation environment. The solution is to communicate with the DRORCs which receive the event data fragments from the FEE buffers. The trigger is issued with a unique EventID. The EventID is part of the CDH which will be shipped with the event data to the D-RORCs during a readout. By comparing the EventIDs from the triggers with the EventID from the DRORCs the number of used/free buffers on the FEE can be calculated indirectly.
2) Basic functionality When the BusyBox receives a LO or LI trigger, it will toggle the busy signal and wait for an L2 trigger. If the L2 trigger is a reject or it does not arrive in time, the busy signal will be released. If the L2 trigger is an L2 accept then it is assumed that a buffer in the FEE has been occupied. The EventID from this trigger will be extracted and pushed into a local queue. This queue will contain the EventIDs [6] . It is not a high number, but it is high enough to worry. If a SEFI occurs in the DCS board FPGA when it is used to access trigger information from the TTCrx registers, valid events might be lost. To prevent this, the Trigger Receiver Module is added to the RCU Xilinx FPGA firmware. In this way, all sensitive data is decoded and cached in the FPGA of the RCU board.
SEUs are not of a permanent nature, and can be corrected by reloading the firmware into the configuration memory of the FPGA. The firmware files are stored in radiation tolerant flash memory on the different boards. On suspicion of an SEU in the DCS FPGA, a reboot will reload the configuration memory and the error will be gone. Since the data-path and the trigger-path is independent of the status of the DCS board FPGA, occasional downtime of the DCS board can be tolerated.
The RCU Xilinx FPGA is part of the data-path and a complete reconfiguration of this FPGA is not acceptable. Such an approach will interrupt the data-flow. To deal with this problem, two additional radiation tolerant devices are added on the RCU motherboard; an Actel ProASICplus APA075 flash based FPGA [9] and a Macronix MX29LV640 flash device [8] (see fig. 7 ). The Actel FPGA communicates with the DCS board, the RCU flash device and the Xilinx SelectMAP interface. The SelectMAP interface is the fastest of the different configuration memory interfaces available on the selected Xilinx device. This enables the possibility to do Active Partial Reconfiguration of the Xilinx Virtex-II FPGA independently of the status of the DCS board.
Before selecting the Xilinx Virtex-I1 pro device other possibilities were discussed. With an ASIC the design time would have been significantly prolonged and it would be impossible to do firmware upgrades on a later stage. Flash based FPGAs didn't offer the resources needed at the time of RCU design, and the radiation tolerant, SRAM based FPGAs were too expensive. Commercial FPGAs were chosen because of the configurability, the prize and the active partial reconfiguration, which offered a way to deal with the radiation problems.
B. Active Partial Reconfiguration Active Partial Reconfiguration is to overwrite the configuration memory of the FPGA without interrupting operation of the running design. This means that it is possible to clear an SEU immediately after it has occurred, hence minimizing the risk of a SEFI.
The Active Partial Reconfiguration solution on the RCU board has three main modes of operation: Initial (or full) configuration, scrubbing and frame by frame read back, verification and correction.
Initial configuration is done either on power-up or on command from the DCS board. The configuration file is stored on the RCU flash device. Scrubbing is to overwrite the complete configuration memory whether there has been an error or not. The file used for scrubbing is stored on the RCU flash device and the scrubbing is done on command from the DCS board, either once or continuously. The atomic unit of the configuration memory is called a minor frame (more often referred to as a frame). When doing frame by frame read back, verification and correction, the frames are read back from the Xilinx and verified with frames stored on the flash device. If an error has been found it is immediately corrected by overwriting the given frame. This mode is run either one frame at the time or continuously looping through all frames. The files used for initial configuration and scrubbing are generated by the Xilinx ISE software, while the frame files are generated by reading back the configuration memory in a controlled lab environment. There are certain restrictions on the usage of resources in the FPGA when doing Active Partial Reconfiguration that can lead to an increase in area of the design. More details on the Active Partial Reconfiguration solution can be found in [10] .
Active Partial Reconfiguration will not prevent SEUs from occurring. If the SEU is in a critical element, such as a reset network or the clock routing network, the functionality of the Xilinx will most probably break down. Still, based on irradiation tests that have been performed by our group, Active Partial Reconfiguration is expected to reduce the influence of SEUs to a negligible level, especially if combined with conventional error detection and correction coding techniques, One of the main advantages of Active Partial Reconfiguration is that it reduces the risk that several SEUs combined does permanent damage to the FPGA, for instance by changing the direction of an IO cell.
V. SUMMARY AND CONCLUSION
This article has discussed the Trigger System as used in the ALICE detector, with special focus given to the FEE of the TPC and the PHOS sub-detector.
The TPC detector has been through a commissioning period with extensive testing of all features including trigger handling for more than half a year. During this period the trigger reception for the TPC has been tested by using a local TTC system that runs CTP emulator software. Real physical triggers have been used either coming from scintillators detecting cosmic radiation or by controlled laser beams.
One out of five PHOS modules will be installed during ALICE commissioning this year. The last four modules will be installed with a second generation TRU that is relying on a Xilinx Virtex-5. This device has a more favorable architecture than the currently used Virtex-I1 pro device [ 12] . TRU firmware upgrades are expected to utilize the advantages of the Virtex-5.
The firmware for the Trigger-OR and the BusyBox is currently under development, and the Trigger-OR will be commissioned with a lightweight version of the firnware. Future upgrades might also be interesting for the FEE trigger reception, for instance by adding more software and calibration trigger definitions if specified.
One of the advantages with the Active Partial Reconfiguration solution is not only that it has the possibility to correct SEUs. For all presented sub-systems where a Xilinx device has been used, it enables firnware upgrades to be done via software at any point. This makes the handling of triggers in the FEE configurable and easily adaptable for possible future demands.
